Skip to content
Open-Source Registry

Search 132 packages

found
reviewed
build behaviour
Packages31–60 of 132VersionRiskVulnsDescriptionDownloadsWhen
mfsk-core cargo0.14.0nonenonePure-Rust WSJT-family decoders + synthesisers (FT8 FT4 FST4 WSPR JT9 JT65 Q65 MSK144 JTTY, plus the experimental uvpacket) behind a zero-cost Protocol trait.…6.5K1d ago
baracuda-ozimmu cargo– 0.0.1-alpha.126 did not build–Safe Rust wrapper for baracuda's clean-fork of Hiroyuki Ootomo's ozIMMU — Ozaki-scheme FP64 GEMM that synthesizes a DGEMM from S^2 int8 tensor-core matmuls.…6661d ago
baracuda-ozimmu-sys cargo0.0.1-alpha.126mediumnoneBuild + raw FFI bindings to baracuda's clean-fork of Hiroyuki Ootomo's ozIMMU — the Ozaki-scheme FP64 GEMM library that synthesizes a DGEMM from S² int8…8081d ago
rucc-stub cargo0.30.9nonenoneSynthesizes the shared libraries a linker needs from a description of their exported interface, for rucc's self-contained cross compilation.1.2K1d ago
awsim-chaos cargo0.8.0nonenoneChaos injection (synthetic errors + latency) for AWSim2.8K1d ago
lx-aura-dsp cargo0.14.1nonenoneAURA DSP — synthesis, effects, analysis, maths971d ago
bevy_zeroverse cargo– 0.44.1 did not build–bevy zeroverse synthetic dataset generator29K1d ago
little_weirdo cargo0.1.4nonenoneA Rust #no-std optimized wave table synthesizer for embedded devices.3771d ago
reticle cargo0.0.7nonenoneA from-scratch VHDL / Verilog compiler in pure Rust: frontends, a unified IR, simulation, synthesis and FPGA/ASIC backends, with first-class IP integration.3031d ago
cargo-bench-history-faker cargo0.2.14nonenoneUnsupported synthetic benchmark-output generator for validating cargo-bench-history end to end; no stable API or CLI6121d ago
mockforge-data cargo0.3.236nonenoneData generator for MockForge - faker + RAG synthetic data engine23K1d ago
samiam cargo0.1.3nonenoneRetro text-to-speech from letter-to-sound rules and a formant synthesizer351d ago
fuel-kernel-seam cargo0.20.0nonenoneKernel-seam JIT-on-request envelope: JitRequest / JitResponse + the Synthesizer trait — the live-call protocol between Fuel and a JIT kernel backend2451d ago
fuel-kernel-seam-types cargo0.20.0nonenoneFrozen kernel-seam wire types: the JIT region / declarative-pattern grammar (OpTag, OpAttrs, PatternNode) shared across the Fuel <-> backend-synthesizer seam4761d ago
tono-core cargo1.12.0nonenoneThe pure, headless audio engine behind tono: synthesis-graph DSL, DSP, deterministic renderer, instruments, songs, and analysis — no I/O, no transport.5441d ago
floravox-wasm cargo0.1.2nonenoneThe floravox engine in the browser: async synthesis on onnxruntime-web (wasm32)242d ago
rustflow_generate cargo0.18.0nonenoneSynthetic IPFIX traffic generator; the `rustflow generate` command1832d ago
synth-cli cargo0.87.0nonenoneCLI for Synth, the WebAssembly-to-ARM Cortex-M AOT compiler2.5K2d ago
synth-backend-wasker cargo0.87.0nonenoneWasker backend integration for the Synth compiler2.6K2d ago
synth-backend-awsm cargo0.87.0nonenoneaWsm backend integration for the Synth compiler2.6K2d ago
synth-frontend cargo0.87.0nonenoneWASM/WAT parser and module decoder frontend for the Synth compiler3.1K2d ago
synth-backend cargo0.87.0nonenoneARM encoder, ELF builder, vector table, linker scripts, and MPU configuration3.2K2d ago
synth-backend-riscv cargo0.87.0nonenoneRISC-V encoder, ELF builder, PMP allocator, and bare-metal startup for synth3.2K2d ago
synth-backend-aarch64 cargo0.87.0nonenoneAArch64 (A64) host-native backend for synth — integer subset (milestone 1, #538)1.7K2d ago
synth-verify cargo0.87.0nonenoneSMT translation validation for the Synth compiler (ordeal QF_BV engine; optional Z3 differential oracle)2.7K2d ago
synth-opt cargo0.87.0nonenonePeephole optimization passes for the Synth compiler5.0K2d ago
synth-cfg cargo0.87.0nonenoneControl flow graph representation for the Synth compiler5.2K2d ago
synth-synthesis cargo0.87.0nonenoneWASM-to-ARM instruction selection and peephole optimizer4.6K2d ago
synth-core cargo0.87.0nonenoneCore types, error handling, and backend trait for the Synth compiler6.2K2d ago
rlx-fpga cargo– 0.2.18 did not build–FPGA backend for RLX — per-graph datapath synthesis. IR → Verilog → bitstream.3552d ago